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Abstract 
A novel versatile CMOS voltage to current converter 
is presented. The conversion transistors operate in 
the triode region. Key points are: high linearity 
( THDc0.4% for 6Vpp inputs ) thanks to a novel 
compensation technique, large tuning range of the 
transconductance ( factor 100 ), floating inputs and 
a resulting good CMRR. 
Introduction 
Linear CMOS voltage to current converters can be 
classified in two groups: The first group has 
conversion transistors operating in saturation. The 
linearization is in most cases obtained by exploiting 
the transistor’s square law behavior (1-31. The 
second class of VI converters has conversion 
transistors operating in nonsaturation; the triode 
region [4-6]. The advantages compared to the 
square-law converters are a higher linearity and a 
larger tuning range of the transconductance. 
This paper describes a novel versatile triode VI 
converter with floating inputs, having a good 
linearity and a large transconductance tuning range. 
Basic principle 
Using a simple model, the drain current of an MOS 
transistor in triode region can be written as: 
If the drain-source voltage V, is held constant then 
the triode transistor has a linear V, to 1, 
transfer. 
The most obvious way to keep vd, constant is to add a 
(folded) cascode transistor to the triode transistor. 
A problem is now that any I, variation of the triode 
transistor results in a V,, variation of the cascode 
transistor. This in turn results in a VdS variation 
of the triode transistor since the gate of the 
cascoding device is normally biased at a constant 
voltage. The result of this is nonlinearity in the 
voltage to current conversion. 
To keep Vd, after all constant, feedback is generally 
applied [4,5] resulting in a constant v& at least 
for low frequencies. In reference [6] no special 
circuitry is added to reduce the variation in v& but 
the cascode transistor has a very large aspect ratio. 
This paper makes use of an alternative way to keep 
v& constant: compensation. 
The basic principle is given in figures 1 a and b. In 
figure la the triode transistor M1 is cascoded with a 
transistor M2 operating in saturation. The gate 
voltage of M2 is not connected to a static voltage 
source but to a dynamic bias voltage: a static bias 
plus a copy of the gate-source voltage of M2; Vbias+ 
Vge The result is that if Vgsp is modulated, Vdsl 
will remain constant and equal to V,. 
p c o x w  with f i  = - The question is how to generate this dynamic bias voltage. The solution is shown in figure 1 . The drain current of M1 is split in two equal parts by M2 (1) and M3. The output current flowing through M2 is 
therefore duplicated in M3 and mirrored into the 
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figure 1 a) basic principle of Vgs2 compensation. 
b) realization of the dynamic bias voltage 
The current mirrors have been replaced by a cross 
coupled structure with current sources 21,. The 
voltage source Vbia, of figure lb is replaced by a 
transistor in triode region (MlC). Thanks to the 
differential structure the current through M1C is 
constant (see below) and therefore the drain-source 
voltage of M1C (Vdsjc) will also be constant. The 
drain source voltages of MIA and M1B are equal to 
Vd,lc due to the circuit configuration similar to 
fig. 1 . VdslC is set up with the voltage source v b  
and the current 21,. Note that when no differential 
input voltage is present it follows that 
VgslA = VgslE = v b  since MIA = M I 6  = M1C. The 
transistors MlA, M I 6  and MlC now all have drain 
currents equal to 21, and the transistors M2-M4 all 
have quiescent currents equal to I,. The voltage 
source v b  is implemented by means of a diode 
connected transistor with constant drain current as 
shown in figure 2 . If a positive input voltage is 
applied to the circuit, the currents in the branches 
flow as illustrated with arrows. It can be easily 
argued that the current through M1C is constant 
indeed. Note that the input voltage is not restricted 
to a certain common-mode voltage level; the inputs 
are really floating resulting in a good CMRR 
(determined by the output impedances of the current 
sources). 
Keeping v b  constant, VdslC can be varied with I,. 
Using equation (1) Vdslc can be solved: 
b 
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diode connected transistor M4. If M3 = M4 then Vgs3 = Vdslc = (V&)  - J ( v b - v t ) z -  % ( 2 )  
Vgs4, resulting in proper biasing of the gate of M2 
as proposed in figure la. VdslC equals VdslA and vdslE and thus the 
transconductance of the V-l converter can be written 
The circuit of figure Ib has still several as: 
disadvantages: the input is not ( truly ) floating 
bias voltage source. This is overcome in the circuit 
of figure 2. 
nor differential and an AC current flows through the Qm = L t + -  I o u t -  - _ -  1 
E ' B 1 ' V d s l c =  
VI " .  
The complete circuit 
Differential circuits have better linearity thanks to 
the cancellation of even order distortion terms. The 
circuit of figure 2a is the differential version of The transconductance can be tuned with the tail 
figure lb .  The triode transistors performing the current I, If the transistors MIA, M1B and M1C 
linear voltage to current conversion are MIA and MIB. operate in deep triode i.e. 21, i < $V,-VJ' then 
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figure 2 a) The complete transconductor circuit. 
expression (3) can be simplified into: 
( 4 )  
Distortion 
Although the transconductor is linear according the 
simple MOS model of equation (1) there will be some 
small nonlinearities if a more sophisticated model is 
used. If there is no mismatch in the circuit the main 
source of distortion will be mobility reduction. 
( commonly modeled with 8 ,  typicaHy between 0.05 and 
0.5 V' ) The distortion is then only odd order 
distortion since the even harmonics are canceled in a 
perfect differential structure. It can be shown that 
the total harmonic distortion is now dominated by the 
third order term: 
2 
( 5 )  
The ripple in vd, of MIA and M1B depends on matching. 
If the matching of all transistors and current 
sources is ideal, vd, is perfe-ctly constant and eq. 
Q 
b) realization of the voltage source Vb, 
(5) is valid. A mismatch in /3 and V, will result in a 
ripple in V,. For very low values of V,, this ripple 
will cause additional second and third order 
distortion and therefore a lower limit of the vd, 
and transconductance is imposed. Monte Carlo 
simulations of the complete circuit ( including 
current sources ) show that for a typical /3 mismatch 
of 1% and V, mismatch of 1mV the variation in vd, is 
several millivolts depending on I,. For larger vds 
levels ( Vd,=200mV ) the distortion is still mainly 
third order distortion ( HD3 = 0.5% for 6Vpp 
inputs ), For lower vd, levels ( Vd,=lOmV ) the 
distortion consists of second and third order 
distortion ( HD2 = 0.3% and HD3 z. 0.2% for 6Vpp 
inputs ) 
Bandwidth 
If, like in equation (4), the transistors M1 are 
assumed to operate in deep triode, the estimated 
bandwidth of the circuit becomes: 
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Where rdsl is the small-signal drain-source 
resistance of the transistors M1, gm, is the 
transconductance and Cgs2 is the gate-source 
capacitance of the transistors M2-M4. Simulations 
using typical values for a 3pm CMOS process result in 
1-70MHz bandwidth depending on Is. 
Vds=672rnV 
Experimental results 
At this moment a test chip is being processed. The 
experimental results now available were obtained from 
a breadboard realization built with commercially 
available CA3600 CMOS-transistor arrays. The 
transconductance was measured for different tail 
currents I, ( 19pA..600pA ) and corresponding 
different values of V,, ( 21mV..672mV ). The voltage 
V, was chosen equal to V,+2V. The results are given 
in figure 3. The nonlinea:i?ies are mainly due to 
mobility reduction and mismatch. As expected the 
effects of mismatch dominate at small vd, values. The 
transconductance was tuned from 1 OpA/V to 250pA/V, 
which is a factor 25 in transconductance. An on-chip 
realization will have a larger tuning range owing to 
the better matching on chip. Simulations, taking 
account of mismatch, predict a factor 100 
transconductance tuning range. The measured THD was 
less than 0.4% for 6Vpp input voltages ( Vd,=336mV ). 
This THD consists of mainly second harmonics caused 
by mismatch. 
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Conclusions 
A Novel transconductor is presented. The linearity is 
high (THD < 0.4% for 6Vpp input signals on a 
breadboard) The transconductance can be tuned over a 
wide range ( factor 25 on breadboard, factor 100 
expected on chip ) .  The input voltages are not 
restricted to a common mode level; the transconductor 
has floating inputs resulting in a good CMRR. 
Applications can be found in the field of OTAs, 
( programmable ) filters, ( tunable ) amplifiers, 
automatic gain control etc. 
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Figure 3 Measured transconductance versus 
4 differential input voltage 
( Vi, = Vi,+- Vi,. ) for several 
values of vds(/s). (breadboard) 
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